

# A Power-Efficient 33 GHz 2:1 Static Frequency Divider in 0.12- $\mu$ m SOI CMOS

Jean-Olivier Plouchart<sup>1</sup>, Jonghae Kim<sup>1</sup>, Hector Recoules<sup>2</sup>, Noah Zamdmmer<sup>1</sup>, Yue Tan<sup>1</sup>, Melanie Sherony<sup>1</sup>, Asit Ray<sup>1</sup>, Lawrence Wagner<sup>1</sup>

<sup>1</sup>IBM Semiconductor Research and Development Center, Hopewell Junction, NY12533

<sup>2</sup>IBM Essonnes Components Technology Laboratory, 91 Essonnes, Corbeil, France

**Abstract** — A 2:1 static frequency divider was fabricated in a 0.12- $\mu$ m SOI CMOS technology. The divider exhibits a maximum operating frequency of 33 GHz. When the power consumption is scaled down to 2.7 mW, a maximum operating frequency of 25 GHz is measured.

## I. INTRODUCTION

High-speed static 2:1 frequency divider circuits are required for many applications, from frequency synthesis in wireless communications, to quadrature signal generation and clock recovery in high-speed serial links. These applications require high speed, low power, high sensitivity and monolithic integration. To date, mainly bipolar and III-V technologies employing the Current-Mode Logic (CML) style have been used to fabricate frequency dividers, due to the high performance requirements of communications systems. For example, an 87 GHz InP DHBT static frequency divider was published [1], though the 700 mW power consumption prohibits a high level of integration. CMOS technologies are now being used, though at lower speed: a CMOS static frequency divider achieved a maximum operating frequency of 18.5 GHz [2], at a power consumption of 27 mW per MSFF. Technology scaling, and materials innovations such as SOI, promise to improve the performance of CMOS frequency dividers. The impact of SOI on digital CMOS power and speed is well demonstrated [3, 4, 5]. In this paper we present the impact of an advanced SOI technology on the power consumption and speed of a CML divider-by-two.

## II. CIRCUIT DESIGN

Figure 1 shows the block diagram of the 2:1 static frequency divider. It is based on CML master and slave latches connected in series. All the signals are differential, though the latches would also function with a single-ended clock. It can be shown that the cross connection between the output of the slave latch and the input of the master causes the clock frequency to be divided by two. The static

frequency divider by 2 is usually the slowest function because of the feedback loop used. The divider is further slowed by the load presented by the output buffer to the slave latch. The latches and the output buffer are biased through current mirrors. The latches and the output buffer have a separate power supply connection so that the latches' current consumption can be monitored.




Fig. 1. Static frequency divider block-diagram

As shown in Fig 2 each latch is implemented in a classic CML architecture. Following circuit optimization, the widths of the clock and data differential-pair NFETs were designed to be 30  $\mu$ m and 10  $\mu$ m, respectively. Even though low-V<sub>t</sub> NFETs are available in the technology, regular V<sub>t</sub> NFETs were used because of the transistor matching concern. Poly silicon resistor loads of 400  $\Omega$  were used in the latches. This is a rather high load for high frequency applications [2], and it reflects the small device sizes we were able to employ because of the low drain parasitic capacitance of SOI technology.




Fig. 2. Latch circuit schematic

The small device sizes decrease power consumption, but make a  $400\ \Omega$  load-resistor necessary to maintain a  $700\ \text{mV}$  peak-to-peak voltage swing. The minimum device sizes are determined by the parasitic capacitances that do not scale with device width, and also by differential-pair matching. No inductive peaking was used to extend the bandwidth frequency. The current biases of the latches and the output buffer current bias are set by current sources controlled by a current mirror. Despite the power losses, current sources are necessary in many applications for temperature compensation or to allow switching between standby and active modes. The output buffer is a differential FET pair loaded with on-chip  $50\ \Omega$  resistors. The output buffer power can be set independently of the divider core by changing the independent voltage supply  $\text{VDD}$ . The schematic is given in figure 3.




Fig. 3. Buffer schematic used for the simulation

### III. TECHNOLOGY

The circuits are fabricated in a  $0.12\ \mu\text{m}$  IBM SOI CMOS technology with 8 copper metal layers. The chip size is  $0.35 \times 0.25\ \text{mm}^2$  including the 4 RF input and output pads. We fabricated the dividers on a Regular-Resistivity Substrate (RRS) and on a High-Resistivity Substrate (HRS) with resistivities of  $12\ \Omega\cdot\text{cm}$  and  $100\ \Omega\cdot\text{cm}$  respectively.




Fig. 4. Divider core layout view ( $a = 70\ \mu\text{m}$  and  $b = 40\ \mu\text{m}$ )

The manufactured NMOS transistors have a cut off frequency of  $150\ \text{GHz}$  and more than  $200\ \text{GHz}$  for the current gain ( $f_T$ ) and maximum available power gain ( $f_{\text{max}}$ ) respectively [5]. The technology offers a wide variety of high-Q passives such as inductors (Peak  $Q > 50$ ), accumulation varactors, and interdigitated back-end and MIM linear capacitors. The technology offers polysilicon resistors as well. Owing to the tight ground-rules of the technology the circuit layout, shown in figure 4, is very compact. The total area is  $40\ \mu\text{m} \times 70\ \mu\text{m}$ .

### IV. EXPERIMENTAL RESULTS

The divider was measured at various power supply voltage biases. As shown in figure 5, a maximum division frequency of  $33\ \text{GHz}$  was measured at  $2.4\ \text{V}$ . Since three transistors are stacked between  $\text{Vdd}$  and ground, we can use voltage supply as high as  $2.6\ \text{V}$  without compromising the transistors' reliability.




Fig. 5. Divider output spectrum measurement in a span of  $40\ \text{GHz}$ , for a  $33.02\ \text{GHz}$  input signal.

To the authors' knowledge, this is the fastest reported static frequency divider fabricated in a CMOS technology. As expected with a static divider, the circuit functions properly at low frequency (Fig. 6).

The minimum input power required to insure proper frequency division (circuit input sensitivity), as function of frequency was measured for four different supply voltages 1, 1.5, 2 and  $2.4\ \text{V}$  (Fig. 6). The maximum operating frequencies achieved at 1, 1.5, 2 and  $2.4\ \text{V}$  are 25, 28.6 30 and  $33\ \text{GHz}$  respectively. The best reported static CMOS divider has a maximum operating frequency of  $18.5\ \text{GHz}$  at  $1.5\ \text{V}$  supply [2], and requires an input power of  $10\ \text{dBm}$  (Fig. 6). Figure 6 shows that the divider natural oscillation

frequency is twice as high at the same 1.5 V power supply voltage for SOI than for bulk.




Fig. 6. Sensitivity versus frequency of static CML frequency divider-by-2 for different supply voltages

The performance advantage of SOI over bulk technology is largely aided by the absence of reverse body effect in SOI. Even though several devices are stacked in the CML frequency divider, in SOI these devices do not suffer from  $V_t$  increases. The SOI CML frequency divider is also more sensitive at maximum frequency than the bulk version.

Figure 7 shows the impact of substrate resistivity on the circuit input sensitivity. We measured the dividers with 1.0 V supply for low power circuit applications. The circuit sensitivity on HRS is several dB higher than on RRS. In high frequency applications, the substrate losses result in leakages and circuit performance degradations. The HRS provides also better isolation [7]. Overall, we measure consistently better circuit performances with HRS than RRS.




Fig. 7. Sensitivity comparison between RRS and HRS

Fig. 8 shows the maximum operating frequency as function of power consumption. The maximum operating

frequency of 33 GHz is achieved at power consumption of 22.1 mW per MSFF from a 2.4 V supply. At 1, 1.5 and 2 V supply a maximum operating frequency of 25, 28.6 and 30 GHz is achieved for a power consumption of 2.7, 7.66 and 12 mW per MSFF respectively. This shows the power scalability of the SOI technology to very low-voltage operation. The fastest CMOS 0.12  $\mu$ m frequency divider by 2 using the same CML latch architecture without inductive peaking operates up to 18.5 GHz, for an input power of more than 10 dBm, with a power consumption of 27 mW per MSFF from a 1.5 V supply [2].




Fig. 8. Maximum operating frequency versus MSFF power consumption

One way to compare the power and speed performances of different circuit dividers is to compute the power delay product. At 1 V the SOI divider exhibits a record energy per gate of 13.5 fJ, assuming 2 gates delay per flip-flop and an equivalent complexity of 4 logic gates [6]. Fig. 9 shows a comparison of state of the art static dividers in several technologies.




Fig. 9. Power-delay product of state of the art static dividers

This is to the authors' knowledge, the lowest static divider energy reported for any technology at a higher operating frequency than 20 GHz. The closest energy is 24 fJ for an AlInAs HBT technology, which is a 78 % higher energy than that reported in this work. The mechanism for energy reduction is very different for an SOI CMOS technology than for an HBT compound technology. Owing to the threshold and supply voltage scaling, low-operating voltage supply can be used. This allows dramatic reduction of switching energy. If we compare to bulk CMOS, the lower parasitic capacitance offered by the SOI technology is an important factor for power consumption reduction. These results combined with the ULSI capabilities of the technology are very promising for the integration of multiple high-speed serial links on the same chip. This integration could lead to the aggregation and processing of unsurpassed amounts of data.

Fig. 10 shows the chip microphotographs and the input and output access coplanar wave-guides.




Fig. 10. Divider microphotograph

## V. CONCLUSION

A low-power and high-performance CML static frequency divider was designed in 0.12  $\mu\text{m}$  SOI CMOS technology. At 1 V a maximum operating frequency of 25 GHz was measured for a power dissipation of only 2.7 mW per MSFF. This is equivalent to a power delay product of 13.5 fJ. This is the lowest energy reported for any technology for any static divider operating at a frequency higher than 20 GHz. At 2.4 V a record 33 GHz operating frequency for CMOS technology is achieved. This demonstrates the speed and power advantages of SOI technology for CML latches used extensively for RF and high-speed communications.

## ACKNOWLEDGEMENT

We acknowledge the contributions of our colleagues at the Advanced Semiconductor Technology Center, and the support of Susan Chaloux, G. Shahidi, B. Davari, Marc Dupasquier, D. Friedman, and M. Soyuer.

## REFERENCES

- [1] Krishnan, S.; Griffith, Z.; Urteaga, M.; Wei, Y.; Scott, D.; Dahlstrom, M.; Parthasarathy, N.; Rodwell, M., "87 GHz static frequency divider in an InP-based mesa DHBT technology," *GaAs IC Symposium, 2002. 24th Annual Technical Digest, 2002*, Page(s): 294 -296
- [2] Hans-Dieter Wohlmuth, Daniel Kehrer, Werner Simbürger, "A High Sensitivity Static 2:1 Frequency Divider up to 19 GHz in 120 nm CMOS," *IEEE RFIC2002*, Proceedings, pp. 231-234, June 2002
- [3] N. Zamdmer, A. Ray, J.-O. Plouchart, L. Wagner, N. Fong, K. A. Jenkins, W. Jin, P. Smeys, I. Yang, G. Shahidi, F. Assaeraghi, "A 0.13- $\mu\text{m}$  SOI CMOS technology for low-power digital and RF applications," *VLSI Tech. Symp., 2001*, Page(s). 85-86.
- [4] G. Shahidi "SOI technology for the GHz era", <http://researchweb.watson.ibm.com/journal/rd/462/shahidi.pdf>.
- [5] N. Zamdmer, J.-O. Plouchart, J. Kim, L.-H. Lu, S. Narasimha, P. A. O'Neil, A. Ray, M. Sherony, L. Wagner, "Suitability of Scaled SOI CMOS for High-frequency Analog Circuits," *2002 European Solid-State Device Research Conference*.
- [6] Sokolich, A.; Thomas, S., III; Fields, C.H., "High-speed and low-power InAlAs/InGaAs heterojunction bipolar transistors for dense ultra high speed digital applications," *Electron Devices Meeting, 2001, IEDM Technical Digest. International, 2001*, Page(s): 35.5.1 -35.5.4.
- [7] Raskin, J.-P.; Viviani, A.; Flandre, D.; Colinge, J.-P., "Substrate crosstalk reduction using SOI technology" *Electron Devices, IEEE Transactions on*, Volume: 44 Issue: 12 , Dec. 1997, Page(s): 2252-2261.
- [8] Sokolich, M.; Fields, C.H.; Thomas, S., III.; Binqiang Shi; Boegeman, Y.K.; Martinez, R.; Kramer, A.R.; Madhav, M., "A low-power 72.8-GHz static frequency divider in AlInAs/InGaAs HBT technology," *IEEE Journal of Solid-State Circuits*, Volume: 36 Issue: 9 , Sept. 2001, pp. 1328 -1334.
- [9] Vaucher, C.S.; Apostolidou, M., "A low-power 20 GHz static frequency divider with programmable input sensitivity," *2002 IEEE RFIC Symposium*, pp. 235 -238.
- [10] Washio, K.; Ohue, E.; Oda, K.; Hayami, R.; Tanabe, M.; Shimamoto, H; "Optimization of characteristics related to the emitter-base junction in self-aligned SEG SiGe HBTs and their application in 72-GHz-static/92-GHz-dynamic frequency dividers," *Electron Devices, IEEE Transactions on*, Volume: 49 Issue: 10 , Oct. 2002, Page(s): 1755 -1760.
- [11] Hayami, R.; Washio, K.; "40 GHz 7.9 mW low-power frequency divider IC using self-aligned selective-epitaxial-growth SiGe HBTs," *Electronics Letters*, Volume: 38 Issue: 14 , 4 July 2002, Page(s): 707 -709.